

WHAT IS CLAIMED IS:

1. A cache memory subsystem comprising:
 - 5 a cache storage configured to store a plurality of cache lines of data;

a scheduler configured to schedule reads and writes of information associated with
said cache storage using a fixed latency pipeline;
 - 10 wherein in response to scheduling a read request said scheduler is further
configured to cause an associated write to occur a fixed number of cycles
after said scheduling a read request.
2. The cache memory subsystem as recited in claim 1, wherein said associated write
15 corresponds to a cache line of victim data which has been evicted from a higher-level
cache.
3. The cache memory subsystem as recited in claim 2, wherein scheduler is further
configured to perform said associated write to a storage location within said cache storage
20 having an address corresponding to said cache line of victim data.
4. The cache memory subsystem as recited in claim 1, wherein said associated write
corresponds to a cache line of fill data from a system memory.
- 25 5. The cache memory subsystem as recited in claim 4, wherein said scheduler is
further configured to perform said associated write to a storage location within said cache
storage having an address corresponding to said read request.

6. The cache memory subsystem as recited in claim 1, wherein in response to scheduling said read request, said scheduler is further configured to provide an indication that said read request is scheduled and that a read response will follow.

5 7. The cache memory subsystem as recited in claim 6, wherein said scheduler is further configured to provide said indication a predetermined amount of time before said read response.

8. The cache memory subsystem as recited in claim 7, wherein said predetermined
10 amount of time is programmable.

9. The cache memory subsystem as recited in claim 1 further comprising a tag storage configured to store a plurality of tags each corresponding to a respective cache line of said plurality of cache lines.

15

10. A method comprising:

storing a plurality of cache lines of data in a cache storage;

20 scheduling reads and writes of information associated with said cache storage using a fixed latency pipeline;

wherein in response to scheduling a read request, causing an associated write to occur a fixed number of cycles after said scheduling a read request.

25

11. The method as recited in claim 10, wherein said associated write corresponds to a cache line of victim data which has been evicted from a higher-level cache.

12. The method as recited in claim 11 further comprising performing said associated write to a storage location within said cache storage having an address corresponding to said cache line of victim data.
- 5 13. The method as recited in claim 10, wherein said associated write corresponds to a cache line of fill data from a system memory.
14. The method as recited in claim 13 further comprising performing said associated write to a storage location within said cache storage having an address corresponding to
10 said read request.
15. The method as recited in claim 10 further comprising providing an indication that said read request is scheduled and that a read response will follow in response to scheduling said read request.
- 15 16. The method as recited in claim 15 further comprising providing said indication a predetermined amount of time before said read response.
17. The method as recited in claim 16, wherein said predetermined amount of time is
20 programmable.
18. A microprocessor comprising:
- an execution unit configured to execute instructions and operate on data;
- 25 a higher-level cache memory subsystem coupled to store a first plurality of cache lines of said data in a first cache storage;

a lower-level cache subsystem coupled to said higher-level cache subsystem,
wherein said lower-level cache subsystem includes:

5 a cache storage configured to store a second plurality of cache lines of said
data in a second cache storage;

a scheduler configured to schedule reads and writes of information
associated with said second cache storage using a fixed latency
pipeline;

10 wherein in response to scheduling a read request from said higher-level
cache subsystem, said scheduler is further configured to cause an
associated write to occur a fixed number of cycles after said
scheduling a read request.

15

18. The microprocessor as recited in claim 17, wherein said associated write
corresponds to a cache line of victim data which has been evicted from a higher-level
cache.

20 19. The microprocessor as recited in claim 18, wherein scheduler is further configured
to perform said associated write to a storage location within said cache storage having an
address corresponding to said cache line of victim data.

20. The microprocessor as recited in claim 17, wherein said associated write
25 corresponds to a cache line of fill data from a system memory.

21. The microprocessor as recited in claim 20, wherein said scheduler is further configured to perform said associated write to a storage location within said cache storage having an address corresponding to said read request.
- 5 22. The microprocessor as recited in claim 17, wherein in response to scheduling said read request, said scheduler is further configured to provide an indication for said higher-level cache memory subsystem that said read request is scheduled and that a read response will follow.
- 10 23. The microprocessor as recited in claim 22, wherein said scheduler is further configured to provide said indication a predetermined amount of time before said read response.
24. The microprocessor as recited in claim 23, wherein said predetermined amount of
15 time is programmable.
25. The microprocessor as recited in claim 17, wherein said higher-level cache memory subsystem is a level one (L1) cache and said lower-level cache memory subsystem is a level two (L2) cache.